{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:16:21Z","timestamp":1730276181893,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770753","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T15:17:26Z","timestamp":1306250246000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Capacitor free phase locked loop design in 45nm"],"prefix":"10.1109","author":[{"given":"Anisha Raj","family":"Seli","sequence":"first","affiliation":[]},{"given":"Hoa","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"Lili","family":"He","sequence":"additional","affiliation":[]},{"given":"Morris","family":"Jones","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","volume":"136","author":"le-ngoc","year":"1989","journal-title":"All digital phase locked loop Concepts Design and Applications"},{"year":"2002","author":"liu","key":"ref3"},{"journal-title":"Finite Impulse Response Wikipedia","year":"0","key":"ref6"},{"journal-title":"Prescalars","year":"0","key":"ref5"},{"journal-title":"CMOS Circuit Design Layout and Simulation","year":"0","author":"baker","key":"ref8"},{"journal-title":"Introduction to FIR Digital Filters","year":"0","author":"wagner","key":"ref7"},{"key":"ref2","first-page":"1508","article-title":"Solid State and Integrated Circuits Technology","volume":"2","author":"liu","year":"2004","journal-title":"A CMOS digial PLL with improved locking"},{"journal-title":"Phase Locked Loops Wikipedia","year":"0","key":"ref1"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770753.pdf?arnumber=5770753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:14:30Z","timestamp":1490066070000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770753\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770753","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}