{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:09Z","timestamp":1725612489707},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770755","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T19:17:26Z","timestamp":1306264646000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Comparative BTI reliability analysis of SRAM cell designs in nano-scale CMOS technology"],"prefix":"10.1109","author":[{"given":"S K","family":"Krishnappa","sequence":"first","affiliation":[]},{"given":"H","family":"Mahmoodi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"6","article-title":"A 256kb Sub-threshold SRAM in 65nm CMOS","author":"calhoun","year":"2004","journal-title":"IEEE ISSCC 2006 Tech Dig"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/0034-4885\/69\/2\/R02"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016205"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.1889226"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref8","first-page":"1047","article-title":"Modeling and minimization of PMOS NBTI effect for robust nanometer design","author":"vattikonda","year":"0","journal-title":"Design Automation Conference 2006 43rd ACM\/IEEE"},{"article-title":"A new set of predictive technology model for high performance applications, incorporating high-k\/metal gate and stress effect","year":"2008","author":"cao","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2007.4547603"},{"key":"ref9","first-page":"236","article-title":"Incorporating Effects of Process, Voltage, and Temperature Variation in BTI Model for Circuit Design","author":"krishnappa","year":"2010","journal-title":"Proc IEEE Latin American Symp Circuits and Systems"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"0","key":"ref1"}],"event":{"name":"2011 12th International Symposium on Quality Electronic Design (ISQED 2011)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770755.pdf?arnumber=5770755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:18:00Z","timestamp":1490080680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770755","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}