{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:46:12Z","timestamp":1729662372397,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770762","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T15:17:26Z","timestamp":1306250246000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["A sensitivity-aware methodology to improve cell layouts for DFM guidelines"],"prefix":"10.1109","author":[{"given":"Savithri","family":"Sundareswaran","sequence":"first","affiliation":[]},{"given":"Robert","family":"Maziasz","sequence":"additional","affiliation":[]},{"given":"Vladimir","family":"Rozenfeld","sequence":"additional","affiliation":[]},{"given":"Mikhail","family":"Sotnikov","sequence":"additional","affiliation":[]},{"given":"Mukhanov","family":"Konstantin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Implementation of a DFM Checker for 65nm and Beyond","volume":"4","author":"maitre","year":"2007","journal-title":"EDA Technology"},{"key":"ref3","article-title":"DFM Metrics for Standard Cells","author":"robert","year":"2006","journal-title":"Proceedings of ISQED"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267677"},{"key":"ref6","first-page":"74","article-title":"Characterization of sequential cells for constraint sensitivities","author":"savithri","year":"2009","journal-title":"Proceedings of ISQED"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2007.375074"},{"key":"ref5","first-page":"213","article-title":"Characterization of Standard Cells for Intra-Cell Mismatch Variations","author":"savithri","year":"2008","journal-title":"Proceedings of ISQED"},{"key":"ref8","first-page":"704","article-title":"Timing driven redundant contact insertion for standard cell yield enhancement","author":"tetsuya","year":"2006","journal-title":"Proc IEEE Int Conf Electronics Circuits Systems"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"716","DOI":"10.1109\/TVLSI.2007.898754","article-title":"Timing-aware cell layout de-compaction for yield optimization by critical area minimization","volume":"15","author":"tetsuya","year":"2007","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref2","article-title":"Critical Feature and Improvability Analysis: An Effective Path to DFM Closure","author":"robert","year":"0","journal-title":"Whitepaper"},{"key":"ref9","first-page":"353","article-title":"Design methodology for ic manufacturability based on regular logic-bricks","author":"kheterpal","year":"2005","journal-title":"Proceedings of Design Automation Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.815413"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770762.pdf?arnumber=5770762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T20:42:43Z","timestamp":1497904963000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770762\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770762","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}