{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:50:25Z","timestamp":1729644625071,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770763","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T15:17:26Z","timestamp":1306250246000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["Lithography-aware layout modification considering performance impact"],"prefix":"10.1109","author":[{"given":"Hongbo","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuelin","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai-Yuan","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Cell-based aerial image analysis of design styles for 45 nanometer generation logic","author":"smayling","year":"2007","journal-title":"SPIE Microlithography"},{"key":"ref3","article-title":"Low k1 logic design using gridded design rules","volume":"6925","author":"smayling","year":"2008","journal-title":"Proc SPIE"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1117\/12.812033","article-title":"Interference assisted lithography for patterning of 1D gridded design","volume":"7271","author":"greenway","year":"2009","journal-title":"Proc SPIE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419686"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1117\/12.814701","article-title":"Simplify to survive: prescriptive layouts ensure profitable scaling to 32nm and beyond","volume":"7275","author":"liebmann","year":"2009","journal-title":"Proc SPIE"},{"key":"ref7","article-title":"Design methodology for IC manufacturability based on regular logic-bricks","author":"kheterpal","year":"2005","journal-title":"Proc DAC"},{"year":"0","key":"ref2"},{"year":"2009","key":"ref1"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770763.pdf?arnumber=5770763","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T20:42:43Z","timestamp":1497904963000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770763\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770763","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}