{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:13:51Z","timestamp":1771704831197,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770767","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T19:17:26Z","timestamp":1306264646000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["Efficient nanoscale VLSI standard cell library characterization using a novel delay model"],"prefix":"10.1109","author":[{"given":"Sandeep","family":"Miryala","sequence":"first","affiliation":[]},{"given":"Baljit","family":"Kaur","sequence":"additional","affiliation":[]},{"given":"Bulusu","family":"Anand","sequence":"additional","affiliation":[]},{"given":"Sanjeev","family":"Manhas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"584","article-title":"Alpha-power law MOSFET model and its implications to CMOS inverter delay and other formulas","author":"sakurai","year":"1990","journal-title":"IEEE JSSC"},{"key":"ref3","article-title":"Logical Effort: Designing Fast CMOS Circuits","author":"sutherlands","year":"1999"},{"key":"ref6","article-title":"Analytical Transient Response and Propoagtion Delay Model for Nanoscale CMOS Inverter","author":"wang","year":"2009","journal-title":"IEEE ISCAS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5235938"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270271"},{"key":"ref2","year":"0"},{"key":"ref1","author":"scheffer","year":"0","journal-title":"EDA for IC Implementation Circuit Design and Process Technology"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2011,3,14]]},"end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770767.pdf?arnumber=5770767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:43:11Z","timestamp":1490082191000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770767","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}