{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T20:07:32Z","timestamp":1773086852137,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770792","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T15:17:26Z","timestamp":1306250246000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["BCH code based multiple bit error correction in finite field multiplier circuits"],"prefix":"10.1109","author":[{"given":"Mahesh","family":"Poolakkaparambil","sequence":"first","affiliation":[]},{"given":"Jimson","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"Abusaleh M.","family":"Jabir","sequence":"additional","affiliation":[]},{"given":"Dhiraj K.","family":"Pradhan","sequence":"additional","affiliation":[]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541760"},{"key":"ref11","article-title":"Robust finite field arithmetic for fault-tolerant public-key cryptography","author":"gaubatz","year":"2005","journal-title":"2nd Workshop on Fault Tolerance and Diagnosis in Cryptography (FTDC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.47"},{"key":"ref13","first-page":"1242","author":"wu","year":"2004","journal-title":"International Test Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675077"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-009-5139-x"},{"key":"ref16","article-title":"VLSI Achitectures for Computation in Galois Fields","author":"matrovito","year":"1999"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/MDT.2010.21","article-title":"Hardware Torjans in Wireless Cryptographic ICs","author":"jin","year":"2010","journal-title":"IEEE Design & Test Computers"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"14","DOI":"10.29292\/jics.v2i1.231","article-title":"A Cryptography Core Tolerant to DFA Fault Attacks","author":"moratelli","year":"2007","journal-title":"Journal Integrated Circuits and Systems"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"690","DOI":"10.1109\/TCAD.2008.917586","article-title":"GfXpress: A Technique for Synthesis and Optimization of GF 3 Polynomials (2m)","volume":"27","author":"jabir","year":"2008","journal-title":"IEEE Trans CAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s001450010016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.147"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-003-1160-8"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2011,3,14]]},"end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770792.pdf?arnumber=5770792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,23]],"date-time":"2021-11-23T20:39:38Z","timestamp":1637699978000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770792","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}