{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:42:31Z","timestamp":1729676551320,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770798","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T15:17:26Z","timestamp":1306250246000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Clock planning for multi-voltage and multi-mode designs"],"prefix":"10.1109","author":[{"given":"Chang-Cheng","family":"Tsai","sequence":"first","affiliation":[]},{"given":"Tzu-Hen","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Shin-Han","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332370"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227749"},{"key":"ref10","article-title":"Matching-based Methods for High Performance Clock Routing","volume":"12","author":"kahng","year":"1993","journal-title":"IEEE Trans on Computer-Aided Desigh of Integrated Circuits and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981097"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"612","DOI":"10.1145\/157485.165066","article-title":"a clustering-based optimization algorithm in zero-skew routings","author":"edahiro","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref5","article-title":"Bounded-Skew Clock and Steiner Routing","volume":"4","author":"cong","year":"1999","journal-title":"ACM Trans on Design Automation of Electronic Systems"},{"journal-title":"IC\/CAD Contest Taiwan Problem A2","year":"2009","key":"ref12"},{"key":"ref8","article-title":"Clock Skew Optimization Considering Complicated Power Modes","author":"lung","year":"0","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043334"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379016"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217576"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1145\/263272.263279","article-title":"A low-power design method using multiple supply voltages","author":"igarashi","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770798.pdf?arnumber=5770798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T20:42:44Z","timestamp":1497904964000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770798\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770798","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}