{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:07:29Z","timestamp":1758125249704},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770804","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T19:17:26Z","timestamp":1306264646000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Minimum energy CMOS design with dual subthreshold supply and multiple logic-level gates"],"prefix":"10.1109","author":[{"given":"Kyungseok","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"True Minimum Energy Design Using Dual Below-Threshold Supply Voltages","author":"kim","year":"2011","journal-title":"Proc 24th Intl Conf on VLSI Design"},{"key":"ref11","article-title":"A Tutorial on Battery Simulation Matching Power Source to Electronic System","author":"kulkarni","year":"2010","journal-title":"Proc 14th IEEE VLSI Design and Test Symp"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1145\/1013235.1013287","article-title":"A New Algorithm for Improved VDD Assignment in Low Power Dual VDD Systems","author":"kulkarni","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833667"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183188"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2007.4342378"},{"key":"ref16","first-page":"188","article-title":"The Phoenix Processor: a 30pW Platform for Sensor Applications","author":"seok","year":"2008","journal-title":"Proc IEEE Symposium on VLSI Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393930"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.857149"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859886"},{"journal-title":"AMPL A Mathematical Programming Language","year":"2003","author":"fourer","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.819573"},{"journal-title":"HSPICE User Guide Simulation and Analysis","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594237"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"480","DOI":"10.1109\/DAC.2002.1012673","article-title":"Dynamic and Leakage Power Reduction in MTCMOS Circuits using an Automated Efficient Gate Clustering Technique","author":"anis","year":"2002","journal-title":"Proc 39th Design Automation Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2011.5754414"},{"journal-title":"Sub-Threshold Design for Ultra Low-Power Systems","year":"2006","author":"wang","key":"ref20"},{"key":"ref22","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770804.pdf?arnumber=5770804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T01:39:24Z","timestamp":1637717964000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770804\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770804","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}