{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:59:14Z","timestamp":1725425954615},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isqed.2011.5770817","type":"proceedings-article","created":{"date-parts":[[2011,5,24]],"date-time":"2011-05-24T15:17:26Z","timestamp":1306250246000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["Integrated hierarchical synthesis of analog\/RF circuits with accurate performance mapping"],"prefix":"10.1109","author":[{"given":"Kuo-Hsuan","family":"Meng","sequence":"first","affiliation":[]},{"given":"Po-Cheng","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"470","article-title":"Device-circuit co-optimization for mixed-mode circuit design via geometric programming","author":"kim","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref11","first-page":"65","article-title":"Optimization of inductor circuits via geometric programming","author":"hershenson","year":"1999","journal-title":"Proc ICCAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810623"},{"key":"ref13","first-page":"317","article-title":"Design of pipeline analog-to-digital converters via geometric programming","author":"hershenson","year":"2002","journal-title":"Proc ICCAD"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796531"},{"key":"ref15","first-page":"855","article-title":"Robust analog\/RF circuit design with projection-based posynomial modeling","author":"li","year":"2004","journal-title":"Proc IC-CAD"},{"key":"ref16","first-page":"422","article-title":"Performance-centering optimization for system-level analog design exploration","author":"li","year":"2005","journal-title":"Proc ICCAD"},{"key":"ref17","first-page":"956","article-title":"Distributed amplification","author":"ginzton","year":"1984","journal-title":"Proc of IRE"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1984.1132664"},{"article-title":"The design of CMOS radio-frequency integrated circuits","year":"2004","author":"lee","key":"ref19"},{"key":"ref4","first-page":"945","article-title":"MAEL-STROM: efficient simulation-based synthesis for custom analog cells","author":"krasnicki","year":"1999","journal-title":"Proc DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref6","first-page":"342","article-title":"Template-Based Parasitic-Aware Optimization and Retargeting of Analog and RF Integrated Circuit Layouts","author":"jangkrajamg","year":"2006","journal-title":"Proc ICCAD"},{"key":"ref5","first-page":"863","article-title":"Techniques for improving the accuracy of geometric-programming based analog circuit design optimization","author":"kim","year":"2004","journal-title":"Proc ICCAD"},{"key":"ref8","first-page":"1530","article-title":"An efficient optimization-based technique to generate posynomial performance models for analog integrated circuits","author":"daems","year":"2003","journal-title":"Proc DATE"},{"key":"ref7","first-page":"1530","article-title":"General-ized posynomial performance modeling","author":"eeckelaert","year":"2003","journal-title":"Proc DATE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464833"},{"journal-title":"http \/\/cvxr com","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.8.1321"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806598"},{"key":"ref21","first-page":"1292","article-title":"ESD protection design for fully integrated CMOS RF power amplifiers with waffle-structured SCR","author":"ker","year":"2008","journal-title":"Proc ISCAS"},{"key":"ref24","article-title":"Pareto optimal modeling for efficient PLL optimization","author":"tiwary","year":"2004","journal-title":"Proc Int Conf Modeling Simulation in Microsystems"},{"key":"ref23","first-page":"958","article-title":"Performance trade-off analysis of analog circuits by normal-boundary intersection","author":"stehr","year":"2003","journal-title":"Proc DAC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1137\/S1052623496307510"}],"event":{"name":"2011 International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2011,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2011,3,16]]}},"container-title":["2011 12th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5764309\/5770683\/05770817.pdf?arnumber=5770817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T01:55:27Z","timestamp":1490061327000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5770817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/isqed.2011.5770817","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}