{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:37:35Z","timestamp":1725478655086},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/isqed.2012.6187466","type":"proceedings-article","created":{"date-parts":[[2012,4,25]],"date-time":"2012-04-25T20:08:50Z","timestamp":1335384530000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Physical-design-friendly hierarchical logic built-in self-test&amp;#x2014;A case study"],"prefix":"10.1109","author":[{"given":"Kelvin","family":"Nelson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaga","family":"Shanmugavadivelu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jayanth","family":"Mekkoth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkat","family":"Ghanta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fe","family":"Zhuang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao-Jan","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shianling","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Rao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lizhen","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laung-Terng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035483"},{"key":"2","first-page":"200","article-title":"Self-Testing of Multiple Logic Modules","author":"bardell","year":"1982","journal-title":"Proc IEEE Int Test Conf"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843830"},{"journal-title":"IEEE Std 1500-2005","article-title":"IEEE Standard for Embedded Core Test","year":"2005","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805786"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.34"}],"event":{"name":"2012 13th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2012,3,19]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2012,3,21]]}},"container-title":["Thirteenth International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6182938\/6187454\/06187466.pdf?arnumber=6187466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T14:20:19Z","timestamp":1490106019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6187466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isqed.2012.6187466","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}