{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:16:31Z","timestamp":1730276191880,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/isqed.2012.6187473","type":"proceedings-article","created":{"date-parts":[[2012,4,25]],"date-time":"2012-04-25T20:08:50Z","timestamp":1335384530000},"page":"49-56","source":"Crossref","is-referenced-by-count":2,"title":["Single fault reliability analysis in FPGA implemented circuits"],"prefix":"10.1109","author":[{"given":"Hadi","family":"Jahanirad","sequence":"first","affiliation":[]},{"given":"Karim","family":"Mohammadi","sequence":"additional","affiliation":[]},{"given":"Pejman","family":"Attarsharghi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364503"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2008.4616787"},{"key":"18","first-page":"893","article-title":"Probability analysis of combination systems and their reliability","volume":"6","author":"levin","year":"1964","journal-title":"Eng Cybernet"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674942"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675141"},{"key":"14","first-page":"59","article-title":"Evaluating circuit reliability under probabilistic gate-fault models","author":"patel","year":"0","journal-title":"Proc the International Workshop on Logic Synthesis (IWLS) 2003"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852033"},{"key":"12","article-title":"Multiterminal binary decision diagrams: An efficient data structure for matrix representation","author":"clarke","year":"0","journal-title":"International Workshop on Logic Synthesis (IWLS) Tahoe City CA 1993"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.06.001"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2012530"},{"journal-title":"Virtex 2 5 V Field Programmable Gate Arrays","year":"2001","key":"22"},{"journal-title":"Virtex 2 5V Field Programmable Gate Arrays","year":"2001","key":"23"},{"journal-title":"XC4000E and XC4000X Series Field Programmable Gate Arrays","year":"0","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1989.36234"},{"key":"26","first-page":"352","article-title":"Fast Reliability Analysis Method for Sequential Logic Circuits","author":"jahanirad","year":"0","journal-title":"Proc Int Conf on Sys Eng 2011"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.05.005"},{"key":"2","article-title":"Radiation test results of the Virtex FPGA and ZBT SRAM for space based reconfigurable computing","author":"fuller","year":"0","journal-title":"Military and Aerospace Applications of Programmable Logic Devices (MAPLD) Laurel MD Sep 1999"},{"key":"10","first-page":"109","article-title":"NANOPRISM: A tool for evaluating granularity versus reliability trade-offs in nano architectures","author":"bhaduri","year":"0","journal-title":"Proc 14th ACM Great Lakes Symposium on VLSI 2004"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041811"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882592"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910426"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"4","article-title":"Consequences and categories of SRAM FPGA configuration SEUs","author":"graham","year":"0","journal-title":"Proc Military Aerosp Appl Program Logic Devices (MAPLD) DC 2003"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907863"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"}],"event":{"name":"2012 13th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2012,3,19]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2012,3,21]]}},"container-title":["Thirteenth International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6182938\/6187454\/06187473.pdf?arnumber=6187473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T14:17:06Z","timestamp":1490105826000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6187473\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/isqed.2012.6187473","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}