{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:37:27Z","timestamp":1729618647483,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/isqed.2012.6187503","type":"proceedings-article","created":{"date-parts":[[2012,4,25]],"date-time":"2012-04-25T20:08:50Z","timestamp":1335384530000},"page":"255-261","source":"Crossref","is-referenced-by-count":2,"title":["Process variation aware DRAM design using block based adaptive body biasing algorithm"],"prefix":"10.1109","author":[{"given":"Satyajit","family":"Desai","sequence":"first","affiliation":[]},{"given":"Sanghamitra","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Koushik","family":"Chakraborty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"1840120","article-title":"A statistical RCL interconnect delay model taking account of process variation","volume":"20","author":"zhang-ming","year":"2011","journal-title":"Chinese Physics B"},{"key":"14","first-page":"222","article-title":"Variation-tolerant nonuniform 3D cache management in die stacked multicore processor","author":"zhao","year":"0","journal-title":"MICRO 42 Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (2009)"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/66.827347"},{"key":"12","first-page":"619","volume":"26","author":"xiong","year":"0","journal-title":"Robust Extraction of Spatial Correlation"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ASPDAC.2008.4484007"},{"key":"2","first-page":"516","article-title":"Modeling within-die spatial correlation effects for processdesign co-optimization","author":"friedberg","year":"0","journal-title":"Quality of Electronic Design 2005 ISQED 2005 Sixth International Symposium on (March 2005)"},{"year":"2008","author":"bruce","journal-title":"Memory Systems Cache","key":"1"},{"key":"10","first-page":"422","article-title":"Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage","volume":"1","author":"tschanz","year":"2002","journal-title":"Solid-State Circuits Conference 2002 Digest of Technical Papers ISSCC 2002 IEEE International"},{"key":"7","first-page":"487","article-title":"On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation","author":"qi","year":"2000","journal-title":"Custom Integrated Circuits Conference 2000 CICC Proceedings of the IEEE 2000"},{"key":"6","doi-asserted-by":"crossref","first-page":"1859","DOI":"10.1109\/TCAD.2005.852295","article-title":"Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS","volume":"24","author":"mukhopadhyay","year":"2005","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISCAS.2007.377982"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/54.922799"},{"year":"2005","author":"srivastava","journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power","key":"9"},{"key":"8","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TSM.2007.913186","article-title":"VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects","volume":"21","author":"sarangi","year":"2008","journal-title":"Semiconductor Manufacturing IEEE Transactions on"}],"event":{"name":"2012 13th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2012,3,19]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2012,3,21]]}},"container-title":["Thirteenth International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6182938\/6187454\/06187503.pdf?arnumber=6187503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T17:52:13Z","timestamp":1497981133000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6187503\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2012.6187503","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}