{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T21:00:36Z","timestamp":1725397236414},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/isqed.2012.6187535","type":"proceedings-article","created":{"date-parts":[[2012,4,25]],"date-time":"2012-04-25T16:08:50Z","timestamp":1335370130000},"page":"470-476","source":"Crossref","is-referenced-by-count":0,"title":["DRC-free high density layout exploration with layout morphing and patterning quality assessment, with application to SRAM"],"prefix":"10.1109","author":[{"given":"Amith","family":"Singhee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emrah","family":"Acar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad I.","family":"Younus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rama N.","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aditya","family":"Bansal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/133994.134003"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735029"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681620"},{"key":"1","article-title":"A 45nm SOI embedded DRAM macro for the POWER7? processor 32MByte on-chip L3 cache","author":"barth","year":"0","journal-title":"Int Solid State Circ Conf 2010"},{"journal-title":"Fast optical and process proximity correction algorithms for integrated circuit manufacturing","year":"1998","author":"cobb","key":"7"},{"journal-title":"Thirty Years of Lithography Simulation","year":"2004","author":"mack","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687516"},{"key":"4","article-title":"A 90nm dual-port SRAM with 2.04?m2 8T-thin cell using dynamically-controlled column bias scheme","author":"nii","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf 2004"},{"article-title":"Parallel intrusion search in hierachical VLSI designs with substitution scan line","year":"0","author":"finkler","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585801"}],"event":{"name":"2012 13th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2012,3,19]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2012,3,21]]}},"container-title":["Thirteenth International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6182938\/6187454\/06187535.pdf?arnumber=6187535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:20:38Z","timestamp":1490091638000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6187535\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2012.6187535","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}