{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:55:04Z","timestamp":1729619704624,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/isqed.2012.6187539","type":"proceedings-article","created":{"date-parts":[[2012,4,25]],"date-time":"2012-04-25T16:08:50Z","timestamp":1335370130000},"page":"493-497","source":"Crossref","is-referenced-by-count":12,"title":["Process variation tolerant 9T SRAM bitcell design"],"prefix":"10.1109","author":[{"given":"G. K.","family":"Reddy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kapil","family":"Jainwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jawar","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908004"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705344"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567275"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"journal-title":"Predictive Technology Model","year":"2008","key":"11"},{"key":"12","doi-asserted-by":"crossref","first-page":"1859","DOI":"10.1109\/TCAD.2005.852295","article-title":"Modeling of failure probability and statistical design of sram array for yield enhancement in nanoscaled cmos","volume":"24","author":"mukhopadhyay","year":"2005","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"}],"event":{"name":"2012 13th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2012,3,19]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2012,3,21]]}},"container-title":["Thirteenth International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6182938\/6187454\/06187539.pdf?arnumber=6187539","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T13:52:13Z","timestamp":1497966733000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6187539\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2012.6187539","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}