{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:28:18Z","timestamp":1729618098694,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/isqed.2012.6187560","type":"proceedings-article","created":{"date-parts":[[2012,4,25]],"date-time":"2012-04-25T16:08:50Z","timestamp":1335370130000},"page":"641-647","source":"Crossref","is-referenced-by-count":12,"title":["An analytical approach to efficient circuit variability analysis in scaled CMOS design"],"prefix":"10.1109","author":[{"given":"Samatha","family":"Gummalla","sequence":"first","affiliation":[]},{"given":"Anupama R.","family":"Subramaniam","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146929"},{"key":"16","first-page":"405","article-title":"Variation-aware performance verification using at-speed structural test and statistical timing","author":"iyengar","year":"2007","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"13","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TSM.2007.913186","article-title":"Varius: A model of process variation and resulting timing errors for microarchitects","volume":"21","author":"sarangi","year":"2008","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"journal-title":"ISCAS'85","year":"0","key":"14"},{"journal-title":"NANGATE","year":"0","key":"11"},{"key":"12","first-page":"200","article-title":"An accurate analytical propagation delay model of nano CMOS circuits","author":"liu","year":"2007","journal-title":"IEEE International SoC Design Conference(ISOCC)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/82.877142"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.658636"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.68126"},{"journal-title":"PTM","year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-010-0336-5"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118433"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.830692"},{"key":"9","first-page":"269","article-title":"An accurate timing model for nano CMOS circuit considering statistical process variation","author":"liu","year":"2007","journal-title":"IEEE International SoC Design Conference(ISOCC)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015455"}],"event":{"name":"2012 13th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2012,3,19]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2012,3,21]]}},"container-title":["Thirteenth International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6182938\/6187454\/06187560.pdf?arnumber=6187560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T13:52:13Z","timestamp":1497966733000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6187560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2012.6187560","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}