{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:21:43Z","timestamp":1725769303255},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/isqed.2012.6187576","type":"proceedings-article","created":{"date-parts":[[2012,4,25]],"date-time":"2012-04-25T20:08:50Z","timestamp":1335384530000},"page":"755-763","source":"Crossref","is-referenced-by-count":7,"title":["Hot peripheral thermal management to mitigate cache temperature variation"],"prefix":"10.1109","author":[{"given":"Houman","family":"Homayoun","sequence":"first","affiliation":[]},{"given":"Mehryar","family":"Rahmatian","sequence":"additional","affiliation":[]},{"given":"Vasileios","family":"Kontorinis","sequence":"additional","affiliation":[]},{"given":"Shahin","family":"Golshan","sequence":"additional","affiliation":[]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870763"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2005","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016757"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090685"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629431"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"34","first-page":"2","article-title":"Temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proc of ISCA"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391488"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0525"},{"key":"14","article-title":"VSV: L2-miss-driven variable supply-voltage scaling for low power","author":"li","year":"0","journal-title":"Proc of MICRO December 2003"},{"journal-title":"Simplescalar tutorial","year":"0","key":"11"},{"key":"12","article-title":"A Sub-lW to 2W Low-Power IA Processor for Mobile Internet Devices and Ultra-Mobile PCs in 45nm Hi-K Metal Gate CMOS","author":"gerosa","year":"0","journal-title":"2008 ISSCC"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.122"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825235"},{"key":"22","article-title":"On the use of microarchitecture-driven dynamic voltage scaling","author":"marculescu","year":"0","journal-title":"Workshop on Complexity Effective Design 2000"},{"key":"23","first-page":"299","article-title":"Reducing execution unit leakage power in embedded processors","author":"homayoun","year":"2006","journal-title":"Proceedings of SAMOS 2006"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601920"},{"key":"29","article-title":"Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs","author":"banerjee","year":"0","journal-title":"Proc of DAC 2001"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"10","article-title":"Comparative Architectural Characterization of SPEC CPU2000 and CPU2006 Benchmarks on the Intel Core 2 Duo Processor","author":"kejariwal","year":"0","journal-title":"Proc of SAMOS VIII 2008"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357998"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450125"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.122"},{"key":"4","article-title":"Thermal Management of On-Chip Caches Through Power Density Minimization","author":"ku","year":"0","journal-title":"Proc of MICRO 2005"},{"journal-title":"CACTI 6 5","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751937"}],"event":{"name":"2012 13th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2012,3,19]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2012,3,21]]}},"container-title":["Thirteenth International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6182938\/6187454\/06187576.pdf?arnumber=6187576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T13:44:21Z","timestamp":1490103861000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6187576\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/isqed.2012.6187576","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}