{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:02:57Z","timestamp":1761580977836,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/isqed.2012.6187577","type":"proceedings-article","created":{"date-parts":[[2012,4,25]],"date-time":"2012-04-25T20:08:50Z","timestamp":1335384530000},"page":"764-771","source":"Crossref","is-referenced-by-count":7,"title":["Power-Performance Yield optimization for MPSoCs using MILP"],"prefix":"10.1109","author":[{"given":"Kshitij","family":"Bhardwaj","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghamitra","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koushik","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"COIN-OR Cbc","year":"2007","author":"ralphs","key":"13"},{"key":"11","first-page":"313","article-title":"Characterizing chip-multiprocessor variability-tolerance","author":"herbert","year":"2008","journal-title":"DAC"},{"key":"12","first-page":"234","article-title":"Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints","author":"hu","year":"0","journal-title":"Proc of DATE 2004"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837358"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397330"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973063"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450497"},{"key":"9","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TSM.2007.913186","article-title":"VARIUS: A model of process variation and resulting timing errors for microarchitects","volume":"21","author":"sarangi","year":"2008","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.15"}],"event":{"name":"2012 13th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2012,3,19]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2012,3,21]]}},"container-title":["Thirteenth International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6182938\/6187454\/06187577.pdf?arnumber=6187577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T17:52:13Z","timestamp":1497981133000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6187577\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isqed.2012.6187577","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}