{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:35:22Z","timestamp":1725467722701},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/isqed.2013.6523582","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T20:54:03Z","timestamp":1371156843000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["Hetero<sup>2<\/sup> 3D integration: A scheme for optimizing efficiency\/cost of Chip Multiprocessors"],"prefix":"10.1109","author":[{"given":"S.","family":"Priyadarshi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N. K.","family":"Choudhary","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Dwiel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Upreti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Rotenberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Davis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Franzon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"22","first-page":"164","article-title":"Balancing thoughput and fairness in SMT processors","author":"luo","year":"2001","journal-title":"IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"},{"key":"17","first-page":"1","article-title":"Pathfinder 3D: A flow for system-level design space exploration","author":"priyadarshi","year":"2012","journal-title":"2011 IEEE International 3D Systems Integration Conference"},{"key":"18","first-page":"251","article-title":"Mira: A multi-layered on-chip interconnect router architecture","author":"park","year":"2008","journal-title":"35th International Symposium on Computer Architecture (ISCA)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"},{"key":"16","first-page":"140","article-title":"Yield and reliability of 3DIC technology for advanced 28nm node and beyond","author":"yang","year":"2011","journal-title":"VLSI Technology Symposium"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.23"},{"journal-title":"Yield Enhancement","year":"2007","key":"11"},{"journal-title":"Silicon Technology for 32 Nm and beyond System-on-Chip Products","year":"2009","author":"bohr","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430555"},{"year":"0","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/66.53188"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.31"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2099870"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"9","article-title":"Comparative cost analysis of 3-D integrated circuits","author":"weerasekera","year":"2011","journal-title":"Special Interest Workshop on 3D Integration"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"}],"event":{"name":"2013 14th International Symposium on Quality Electronic Design (ISQED 2013)","start":{"date-parts":[[2013,3,4]]},"location":"Santa Clara, CA","end":{"date-parts":[[2013,3,6]]}},"container-title":["International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520923\/6523572\/06523582.pdf?arnumber=6523582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T03:48:13Z","timestamp":1490240893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523582\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/isqed.2013.6523582","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}