{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:33:52Z","timestamp":1758893632020,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/isqed.2013.6523584","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T20:54:03Z","timestamp":1371156843000},"page":"16-23","source":"Crossref","is-referenced-by-count":1,"title":["Reliability-constrained die stacking order in 3DICs under manufacturing variability"],"prefix":"10.1109","author":[{"family":"Tuck-Boon Chan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. B.","family":"Kahng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiajia Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127915"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"18","volume":"23","author":"pawlowski","year":"2011","journal-title":"Hybrid Memory Cube Breakthrough DRAM Performance with A Fundamentally Re-architected DRAM Subsystem"},{"year":"0","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"16","first-page":"991","article-title":"A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy","author":"loi","year":"2006","journal-title":"Proc Design Automation Conference"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123017"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2010.5551461"},{"key":"21","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/871656.859620","article-title":"Temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proc International Symposium on Computer Architecture"},{"key":"20","article-title":"Roadmap for design and EDA infrastructure for 3D products","author":"radojcic","year":"2012","journal-title":"Proc Electron Design Process Workshop"},{"key":"22","first-page":"1","article-title":"3D circuit model for 3DIC reliability study","author":"tan","year":"2009","journal-title":"Proc International Conference on Thermal Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-Systems"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.09.031"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1986.13687"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206854"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687480"},{"year":"0","key":"27"},{"year":"0","key":"28"},{"year":"0","key":"29"},{"key":"3","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1007\/978-3-540-93799-9_7","article-title":"Thermal design space exploration of 3D die stacked multi-core processors using geospatial-based predictive models","author":"cho","year":"2009","journal-title":"SPEC Benchmark Workshop on Computer Performance Evaluation and Benchmarking"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"journal-title":"Integrated Circuit Design Closure Method for Selective Voltage Binning","year":"2009","author":"kuemerle","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"year":"0","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1412587.1412592"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896909"},{"year":"0","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"},{"year":"0","key":"31"},{"journal-title":"Exascale Computing Systems R&D at Sandia","year":"2011","author":"clay","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2012.12.2.139"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSSE.2007.4294463"}],"event":{"name":"2013 14th International Symposium on Quality Electronic Design (ISQED 2013)","start":{"date-parts":[[2013,3,4]]},"location":"Santa Clara, CA","end":{"date-parts":[[2013,3,6]]}},"container-title":["International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520923\/6523572\/06523584.pdf?arnumber=6523584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T14:35:44Z","timestamp":1498055744000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/isqed.2013.6523584","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}