{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:17:04Z","timestamp":1725549424088},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/isqed.2013.6523592","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T16:54:03Z","timestamp":1371142443000},"page":"68-72","source":"Crossref","is-referenced-by-count":0,"title":["Runtime 3-D stacked cache management for chip-multiprocessors"],"prefix":"10.1109","author":[{"family":"Jongpil Jung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kyungsu Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chong-Min Kyung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/71.3.599"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.7"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450125"},{"key":"18","article-title":"Dynamic cache partitioning for simultaneous multithreading systems","author":"suh","year":"2001","journal-title":"Proc PDCS"},{"key":"24","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159545"},{"year":"0","key":"16"},{"key":"13","first-page":"30","article-title":"A low-radix and low-diameter 3D interconnection network design","author":"xu","year":"2009","journal-title":"Proc HPCA"},{"key":"14","first-page":"91","article-title":"Design and management of 3Dstacked NUCA cache for chip multiprocessors","author":"jung","year":"2011","journal-title":"Proc GLSVLSI"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034078"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457194"},{"journal-title":"CACTI 4 0","year":"2006","author":"tarjan","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798261"},{"key":"20","first-page":"23","article-title":"Intel core2 duo processors and Intel core2 extreme processors for platforms based on mobile Intel 965 express chipset family","year":"2008","journal-title":"Datasheet"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1091"},{"key":"1","first-page":"298","article-title":"Mitigating amdahl's law through epi throttling","author":"annavaram","year":"2005","journal-title":"Proc ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017750"},{"key":"9","first-page":"1","article-title":"3D multiprocessor with 3D NoC architecture based on Tezzaron technology","author":"jabbar","year":"2011","journal-title":"Proc 3DIC"},{"key":"8","first-page":"3337","article-title":"3D NoCs unifying inter & intra chip communication","author":"loi","year":"2010","journal-title":"Proc ISCAS"}],"event":{"name":"2013 14th International Symposium on Quality Electronic Design (ISQED 2013)","start":{"date-parts":[[2013,3,4]]},"location":"Santa Clara, CA","end":{"date-parts":[[2013,3,6]]}},"container-title":["International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520923\/6523572\/06523592.pdf?arnumber=6523592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T10:35:43Z","timestamp":1498041343000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523592\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isqed.2013.6523592","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}