{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:42:13Z","timestamp":1729665733792,"version":"3.28.0"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/isqed.2013.6523593","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T20:54:03Z","timestamp":1371156843000},"page":"73-79","source":"Crossref","is-referenced-by-count":6,"title":["A co-synthesis methodology for power delivery and data interconnection networks in 3D ICs"],"prefix":"10.1109","author":[{"given":"N.","family":"Kapadia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pasricha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2165756"},{"year":"0","key":"35"},{"key":"17","first-page":"1866","article-title":"Energy and performance-aware incremental mapping for networks on chip with multiple voltage levels","volume":"27","author":"chou","year":"2008","journal-title":"IEEE TCAD"},{"key":"36","first-page":"119","article-title":"A low-latency for mixed-clock systems","author":"chelcea","year":"2002","journal-title":"Proc CSW"},{"key":"18","first-page":"551","article-title":"Energy and performance-aware mapping for regular NoC architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE TCAD"},{"year":"0","key":"33"},{"key":"15","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1145\/1278480.1278509","article-title":"voltage-frequency island partitioning for gals-based networks-on-chip","author":"ogras","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"year":"0","key":"34"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045092"},{"key":"13","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1145\/1278480.1278512","article-title":"energy-aware synthesis of networks-on-chip implemented with voltage islands","author":"lap-fai leung","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1774088.1774197"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.82"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"21","first-page":"401","article-title":"A new architecture for power network in 3D IC","author":"chen","year":"2011","journal-title":"Proc DATE"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419899"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2003.813040"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537772"},{"journal-title":"Power Delivery Design for 3-D ICs Using Different Through-silicon Via (TSV) Technologies","year":"2011","author":"khan","key":"24"},{"year":"0","key":"25"},{"year":"0","key":"26"},{"year":"0","key":"27"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751853"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090625"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306539"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393940"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244034"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017437"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.98"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973017"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.56"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037428"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2047320"},{"journal-title":"Post-floorplanning Power\/ground Ring Synthesis for Multiple-supplyvoltage Designs","year":"2009","author":"lee","key":"4"},{"key":"9","first-page":"517","article-title":"Application-specific 3D network-on-chip design using simulated allocation","author":"zhou","year":"2010","journal-title":"Proc ASPDAC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630121"}],"event":{"name":"2013 14th International Symposium on Quality Electronic Design (ISQED 2013)","start":{"date-parts":[[2013,3,4]]},"location":"Santa Clara, CA","end":{"date-parts":[[2013,3,6]]}},"container-title":["International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520923\/6523572\/06523593.pdf?arnumber=6523593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T14:35:43Z","timestamp":1498055743000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523593\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/isqed.2013.6523593","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}