{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:10:49Z","timestamp":1729635049731,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/isqed.2013.6523598","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T20:54:03Z","timestamp":1371156843000},"page":"112-119","source":"Crossref","is-referenced-by-count":2,"title":["Hybrid CMOS-TFET based register files for energy-efficient GPGPUs"],"prefix":"10.1109","author":[{"family":"Zhi Li","sequence":"first","affiliation":[]},{"family":"Jingweijia Tan","sequence":"additional","affiliation":[]},{"family":"Xin Fu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Enabling architectual innovations using nonvolatile memory","author":"narayanan","year":"2011","journal-title":"Proceedings of GLSVLSI"},{"key":"17","article-title":"Robust 6T Si tunneling transistor SRAM design","author":"yang","year":"2011","journal-title":"Proceedings of DATE"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.39"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941482"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594287"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993644"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419897"},{"journal-title":"CUDA Programming Guide Version 1 0","year":"2010","key":"11"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139195065","author":"taur","year":"2009","journal-title":"Fundamentals of Modem VLSI Devices"},{"journal-title":"HP Labs Tech Rep","year":"2008","author":"thoziyoor","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"journal-title":"Advanced Compiler Design and Implementation","year":"1997","author":"muchnick","key":"22"},{"year":"0","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"year":"0","key":"25"},{"key":"26","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proceedings of ISCA"},{"key":"27","article-title":"An energyefficient heterogeneous CMP based on hybrid TFET-CMOS cores","author":"saripalli","year":"2011","journal-title":"Proceedings of DAC"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2158343"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2109002"},{"key":"3","article-title":"SRAMDRAM hybrid memory with applications to efficient register files in fine-grained multi-threading","author":"yu","year":"2011","journal-title":"Proceedings of ISCA"},{"key":"2","volume":"8","author":"wang","year":"2011","journal-title":"Power Gating Strageties on GPUs ACM Transaction on Architecture and Code Optimization (TACO)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2028394"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"30","doi-asserted-by":"crossref","DOI":"10.1145\/2370816.2370864","article-title":"Lossless and lossy memory 1\/0 link compression for improving performance of GPGPU workloads","author":"sathish","year":"2012","journal-title":"Proceedings of PACT"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2011.15"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155675"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000093"},{"key":"9","first-page":"1","article-title":"Experimental demonstration of 100nm channel length ino.53ga0.47as-based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and sram applications","author":"mookerjea","year":"2009","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815998"}],"event":{"name":"2013 14th International Symposium on Quality Electronic Design (ISQED 2013)","start":{"date-parts":[[2013,3,4]]},"location":"Santa Clara, CA","end":{"date-parts":[[2013,3,6]]}},"container-title":["International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520923\/6523572\/06523598.pdf?arnumber=6523598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,15]],"date-time":"2019-07-15T10:24:26Z","timestamp":1563186266000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isqed.2013.6523598","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}