{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:44:34Z","timestamp":1725615874376},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/isqed.2013.6523632","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T16:54:03Z","timestamp":1371142443000},"page":"341-346","source":"Crossref","is-referenced-by-count":5,"title":["Performance entitlement by exploiting transistor's BTI recovery"],"prefix":"10.1109","author":[{"given":"S.","family":"Arasu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Nourani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. M.","family":"Carulli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"Improving logic and clock path reliability in power efficient designs","author":"arasu","year":"2013","journal-title":"ACM Transactions on Embedded Computing Systems (JETC)"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479834"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173321"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.43"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.805750"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558858"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241796"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195975"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810381"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450508"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386947"},{"key":"4","first-page":"1431","article-title":"Universal recovery behavior of negative bias temperature instability [PMOSFETs]","author":"rangan","year":"2004","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"9","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"8","first-page":"93","article-title":"Realistic projections of product fmax shift and statistics due to hci and nbti","author":"haggag","year":"2009","journal-title":"IEEE Proceedings Reliability Physics Symposium (IRPS)"}],"event":{"name":"2013 14th International Symposium on Quality Electronic Design (ISQED 2013)","start":{"date-parts":[[2013,3,4]]},"location":"Santa Clara, CA","end":{"date-parts":[[2013,3,6]]}},"container-title":["International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520923\/6523572\/06523632.pdf?arnumber=6523632","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:42:19Z","timestamp":1490226139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523632\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed.2013.6523632","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}