{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:27Z","timestamp":1763468127866},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/isqed.2013.6523634","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T16:54:03Z","timestamp":1371142443000},"page":"353-358","source":"Crossref","is-referenced-by-count":41,"title":["A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability"],"prefix":"10.1109","author":[{"given":"S. Muhammad","family":"Salahuddin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hailong Jiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Kursun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374463"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378160"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682947"},{"key":"15","first-page":"1101","article-title":"Portfolio of FinFET memories: Innovative techniques for an em erging technology","author":"tawfik","year":"2008","journal-title":"Proceedings OJ the IEEE International on Systems on Chip (SoC) Design Conference"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511025"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815586"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2007.4545427"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479850"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1048"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911039"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.896387"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2007.01.157"},{"year":"0","key":"7"},{"key":"6","first-page":"244","article-title":"Low-power and robust six-FinFET memory cell using selective gate-drainlsource overlap engineering","author":"tawfik","year":"2009","journal-title":"Proceedings OJ the IEEE International Symposium on Integrated Circuits"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541536"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2007.4497686"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1992.307422"},{"year":"0","key":"8"}],"event":{"name":"2013 14th International Symposium on Quality Electronic Design (ISQED 2013)","start":{"date-parts":[[2013,3,4]]},"location":"Santa Clara, CA","end":{"date-parts":[[2013,3,6]]}},"container-title":["International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520923\/6523572\/06523634.pdf?arnumber=6523634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:42:22Z","timestamp":1490226142000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2013.6523634","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}