{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:16:51Z","timestamp":1730276211004,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/isqed.2013.6523649","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T16:54:03Z","timestamp":1371142443000},"page":"442-447","source":"Crossref","is-referenced-by-count":0,"title":["CPDI: Cross-power-domain interface circuit design in monolithic 3D technology"],"prefix":"10.1109","author":[{"family":"Jing Xie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yang Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yuan Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2012","author":"kulkarni","journal-title":"Capacitive-coupling Wordline Boosting with Self-induced Vcc Collapse for Write Vmin Reduction in 22-nm 8t Sram","key":"15"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/VLSIT.2012.6242434"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/3DIC.2010.5751465"},{"key":"11","article-title":"A new family of sequential elements with built-in soft error tolerance for dual-vdd systems","volume":"16","author":"lin","year":"2008","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/IEDM.2011.6131506"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/2228360.2228574"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/VLSIT.2012.6242496"},{"year":"2012","author":"esmaeilzadeh","journal-title":"Dark Silicon and the End of Multicore Scaling","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/TVLSI.2003.821548"},{"year":"1998","author":"usami","journal-title":"Automated Low-power Technique Exploiting Multiple Supply Voltages Applied to A Media Processor","key":"7"},{"year":"2011","author":"kikuchi","journal-title":"A 40 Nm 222 Mw H 264 Fullhd Decoding 25 Power Domains 14-core Application Processor with x512b Stacked Dram","key":"6"},{"year":"2008","author":"kim","journal-title":"System Level Analysis of Fast Percore Dvfs Using On-chip Switching Regulators","key":"5"},{"year":"2007","author":"chinnery","journal-title":"Power Optimization Using Multiple Supply Voltages","key":"4"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/VLSID.2006.24"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ICICDT.2005.1502637"}],"event":{"name":"2013 14th International Symposium on Quality Electronic Design (ISQED 2013)","start":{"date-parts":[[2013,3,4]]},"location":"Santa Clara, CA","end":{"date-parts":[[2013,3,6]]}},"container-title":["International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520923\/6523572\/06523649.pdf?arnumber=6523649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:53:26Z","timestamp":1490226806000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed.2013.6523649","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}