{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:37:53Z","timestamp":1729625873185,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/isqed.2013.6523662","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T16:54:03Z","timestamp":1371142443000},"page":"531-537","source":"Crossref","is-referenced-by-count":7,"title":["Increasing the security level of analog IPs by using a dedicated vulnerability analysis methodology"],"prefix":"10.1109","author":[{"given":"N.","family":"Beringuier-Boher","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Hely","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Beroulle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Damiens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Candelier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2001","author":"razavi","journal-title":"Design of Analog CMOS Integrated Circuits","key":"19"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/BLISS.2008.26"},{"year":"0","author":"carter","key":"17"},{"key":"23","first-page":"1","article-title":"Tamper resistance-A cautionary note","author":"anderson","year":"1996","journal-title":"Proceedings of the Second USENIX Workship on Electronic Commerce"},{"year":"0","author":"carter","key":"18"},{"year":"2005","author":"skorobogatov","journal-title":"Semi-Invasive AttacksA New Approach to Hardware Security Analysis","key":"15"},{"key":"16","first-page":"128","author":"helfmeier","year":"2012","journal-title":"On Charge Sensors for Fib Attack Detection"},{"key":"13","first-page":"240","author":"wang","year":"2010","journal-title":"Robust Fsms for Cryptographic Devices Resilient to Strong Fault Injection Attacks"},{"key":"14","first-page":"2","author":"skorobogatov","year":"2002","journal-title":"Optical Fault Induction Attacks"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1007\/978-3-642-12510-2_13"},{"key":"12","first-page":"257","author":"djellid-ouar","year":"2006","journal-title":"Supply Voltage Glitches Effects on Cmos Circuits"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1016\/j.microrel.2012.06.047"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ISMVL.2010.20"},{"key":"20","first-page":"176","volume":"2","author":"sun","year":"1999","journal-title":"A Quadrature Out-put Voltage Controlled Ring Oscillator Based on Three-stage Sub-feedback Loops"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/SYNASC.2008.8"},{"key":"1","first-page":"328","author":"kocher","year":"2011","journal-title":"Complexity and the Challenges of Securing Socs"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/DTIS.2011.5941421"},{"key":"7","article-title":"Power and electromagnetic analysis: Improved model, consequences and comparisons","volume":"9","author":"peeters","year":"2006","journal-title":"Special Issue of Integration The VLSI Journal Embedded Cryptographic Hardware"},{"key":"6","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"Differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"CRYPTO'99 Lecture Notes in Comp Science"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICSCS.2009.5412599"},{"key":"4","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1007\/BFb0052259","article-title":"Differential fault analysis of secret key cryptosystems","volume":"1294","author":"biham","year":"1997","journal-title":"Advances in Cryptology-CRYPTO '97 L N in Computer Science Ed"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/JPROC.2005.862424"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1049\/iet-ifs:20080038"}],"event":{"name":"2013 14th International Symposium on Quality Electronic Design (ISQED 2013)","start":{"date-parts":[[2013,3,4]]},"location":"Santa Clara, CA","end":{"date-parts":[[2013,3,6]]}},"container-title":["International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520923\/6523572\/06523662.pdf?arnumber=6523662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T10:35:45Z","timestamp":1498041345000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isqed.2013.6523662","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}