{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T05:48:48Z","timestamp":1748929728573},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/isqed.2013.6523672","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T20:54:03Z","timestamp":1371156843000},"page":"597-602","source":"Crossref","is-referenced-by-count":7,"title":["Multi-trap RTN parameter extraction based on Bayesian inference"],"prefix":"10.1109","author":[{"given":"H.","family":"Awano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Tsutsui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Ochi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","author":"murphy","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2011.6044214"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.1984.4767596"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1142\/S0129183101001912"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654254"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024796"},{"key":"1","first-page":"50","article-title":"Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm","author":"tega","year":"2009","journal-title":"Symp VLSI Tech Dig Tech Papers"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/s10115-007-0114-2"},{"key":"7","first-page":"624","article-title":"Random telegraph noise in 45-nm CMOS: Analysis using an on-chip test and measurement system","author":"reanov","year":"2010","journal-title":"Tech Dig IEDM"},{"key":"6","first-page":"148","article-title":"Understanding short-term BTI behavior through comprehensive observation of gate-voltage dependence of RTN in highly scaled high-k metalgate pFETs","author":"miki","year":"2011","journal-title":"Symp VLSI Tech Dig Tech Papers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703437"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424230"},{"journal-title":"Bayesian inference in non-negative matrix factorisation models","year":"2008","author":"cemgil","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.910605"}],"event":{"name":"2013 14th International Symposium on Quality Electronic Design (ISQED 2013)","start":{"date-parts":[[2013,3,4]]},"location":"Santa Clara, CA","end":{"date-parts":[[2013,3,6]]}},"container-title":["International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520923\/6523572\/06523672.pdf?arnumber=6523672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T03:30:53Z","timestamp":1490239853000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2013.6523672","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}