{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:41:24Z","timestamp":1725392484776},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783301","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T21:24:16Z","timestamp":1397683456000},"page":"16-23","source":"Crossref","is-referenced-by-count":2,"title":["A 40-nm resilient cache memory for dynamic variation tolerance with bit-enhancing memory and on-chip diagnosis structures delivering ×91 failure rate improvement"],"prefix":"10.1109","author":[{"given":"Yohei","family":"Nakata","sequence":"first","affiliation":[]},{"given":"Yuta","family":"Kimi","sequence":"additional","affiliation":[]},{"given":"Shunsuke","family":"Okumura","sequence":"additional","affiliation":[]},{"given":"Jinwook","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Takuya","family":"Sawada","sequence":"additional","affiliation":[]},{"given":"Taku","family":"Toshikawa","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Nagata","sequence":"additional","affiliation":[]},{"given":"Hirofumi","family":"Nakano","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Yabuuchi","sequence":"additional","affiliation":[]},{"given":"Hidehiro","family":"Fujiwara","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Nii","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Kawai","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Kawaguchi","sequence":"additional","affiliation":[]},{"given":"Masahiko","family":"Yoshimoto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"The SPEC CPU 2006 Benchmark Suite","year":"0","key":"13"},{"key":"14","article-title":"CACTI 5.1,\" technical report hpl-2008-20","author":"thoziyoor","year":"2008","journal-title":"Hewlett-Packard Labs"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903921"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163893"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.54"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852165"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"5","first-page":"219","article-title":"SRAM wordoriented redundancy methodology using built in self-repair","author":"lee","year":"2004","journal-title":"IEEE International System-on-Chip Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108141"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479706"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783301.pdf?arnumber=6783301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:48:42Z","timestamp":1490287722000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783301","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}