{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:30:27Z","timestamp":1725661827008},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783309","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"76-83","source":"Crossref","is-referenced-by-count":7,"title":["An application-aware heterogeneous prioritization framework for NoC based chip multiprocessors"],"prefix":"10.1109","author":[{"given":"Tejasi","family":"Pimpalkhute","sequence":"first","affiliation":[]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"A heterogeneous multiple network-on-chip design: An application-Aware approach","author":"mishra","year":"2013","journal-title":"Proc DAC"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815976"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.35"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837387"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630117"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763155"},{"key":"11","first-page":"1","article-title":"Core-Aware memory access scheduling schemes","author":"fang","year":"2009","journal-title":"Proc IEEE International Parallel and Distributed Processing Symposium (IPDPS)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.36"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.2200\/S00209ED1V01Y200907CAC008"},{"key":"20","first-page":"81","article-title":"Lock-up free instruction fetch\/pre-fetch cache organization","author":"kroft","year":"1981","journal-title":"Proc ISCA"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"journal-title":"Micron Datasheet DDR2-667","year":"0","key":"24"},{"key":"25","first-page":"42","author":"eyerman","year":"2008","journal-title":"System-Level Performance Metrics for Multiprogram Workloads"},{"journal-title":"Micron Datasheet DDR3-1333","year":"0","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"28","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"3","article-title":"On-chip communication architectures","author":"pasricha","year":"2008","journal-title":"Morgan Kauffman"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921253"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884487"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"6","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484829"},{"key":"4","article-title":"MLP yes! ilp no! memory level parallelism, or, why i no longer worry about ipc","author":"glew","year":"1998","journal-title":"Proc ASPLOS WACI Session"},{"key":"9","article-title":"Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems","author":"ausavarungnirun","year":"2012","journal-title":"Proc ISCA"},{"key":"8","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"Proc HPCA-16"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783309.pdf?arnumber=6783309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,12]],"date-time":"2023-07-12T01:42:09Z","timestamp":1689126129000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783309","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}