{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:17:24Z","timestamp":1725491844725},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783312","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T21:24:16Z","timestamp":1397683456000},"page":"99-106","source":"Crossref","is-referenced-by-count":1,"title":["An analytical approach to system-level variation analysis and optimization for multi-core processor"],"prefix":"10.1109","author":[{"given":"Chenyun","family":"Pan","sequence":"first","affiliation":[]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[]},{"given":"Azad","family":"Naeemi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/PL00011391"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2010.5501255"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2012.6231516"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762740"},{"journal-title":"Predictive Technology Model (PTM)","year":"2012","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232850"},{"key":"12","first-page":"560","article-title":"IntSim: A cad tool for optimization of multilevel interconnect networks","author":"sekar","year":"2007","journal-title":"Proc IEEE Int Conf on Computer-Aided Design (ICCAD)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.880165"},{"key":"1","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1145\/1629911.1629940","article-title":"design perspectives on 22nm cmos and beyond","author":"borkar","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"10","first-page":"746","article-title":"Thousand core chips: A technology perspective","author":"borkar","year":"2007","journal-title":"Proceedings of the 44th Annual Design Automation Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"5","first-page":"773","article-title":"Statistical optimization of leakage power considering process variations using dual-Vth and sizing","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006057"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364539"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783312.pdf?arnumber=6783312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T11:43:24Z","timestamp":1498131804000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783312\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783312","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}