{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:05:40Z","timestamp":1729674340095,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783313","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T21:24:16Z","timestamp":1397683456000},"page":"107-114","source":"Crossref","is-referenced-by-count":3,"title":["Heterogeneity exploration for peak temperature reduction on multi-core platforms"],"prefix":"10.1109","author":[{"given":"Tianyi","family":"Wang","sequence":"first","affiliation":[]},{"given":"Ming","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Gang","family":"Quan","sequence":"additional","affiliation":[]},{"given":"Shangping","family":"Ren","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002108"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2012.63"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484787"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261387"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2077830"},{"key":"16","doi-asserted-by":"crossref","first-page":"39","DOI":"10.7873\/DATE.2013.023","article-title":"Cherrypicking: Exploiting process variations in dark-silicon homogeneous chip multi-processors","author":"raghunathan","year":"2013","journal-title":"Proceedings of the Conference on Design Automation and Test in Europe Ser DATE '13"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450442"},{"key":"14","first-page":"176","article-title":"Profit maximization through process variation aware high level synthesis with speed binning","author":"mengying","year":"0","journal-title":"Proceedings of the Conference on Design Automation and Test in Europe Ser DATE '13 San Jose CA USA EDA Consortium 2013"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2010.5551461"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0213"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2011.6088517"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457060"},{"key":"22","first-page":"493","article-title":"Hungarian algorithm based virtualization to maintain application timing similarity for defect-Tolerant noc","author":"yue","year":"2012","journal-title":"Design Automation Conference (ASP-DAC) 2012 17th Asia and South Pacific"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1990","author":"garey","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2003.1231923"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2012.15"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2171512"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176542"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228399"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"journal-title":"Failure Mechanisms and Models for Semiconductor Devices","year":"2009","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1115\/1.801683"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1366230.1366258"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850860"},{"journal-title":"Austin TX International Sematech","year":"2008","key":"7"},{"key":"6","first-page":"93","article-title":"Managing process variation in intel's 45nm cmos technology","volume":"12","author":"kuhn","year":"2008","journal-title":"Intel Technical Journal"},{"key":"32","first-page":"329","article-title":"Feasibility analysis for temperatureconstraint hard real-Time periodic tasks,' Industrial Informatics","volume":"6","author":"quan","year":"2010","journal-title":"IEEE Transactions on"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419002"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2009.28"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.57"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"8","first-page":"1","author":"wanner","year":"2012","journal-title":"Hardware Variability-Aware Duty Cycling for Embedded Sensors"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783313.pdf?arnumber=6783313","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,9]],"date-time":"2019-08-09T16:14:19Z","timestamp":1565367259000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783313\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783313","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}