{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:22:55Z","timestamp":1729614175392,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783315","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T21:24:16Z","timestamp":1397683456000},"page":"123-131","source":"Crossref","is-referenced-by-count":4,"title":["Protection of Muller-Pipelines from transient faults"],"prefix":"10.1109","author":[{"given":"Syed Rameez","family":"Naqvi","sequence":"first","affiliation":[]},{"given":"Jakob","family":"Lechner","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Steininger","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/ASYNC.2005.30","article-title":"Seu-Tolerant qdi circuits [quasi delay-insensitive asynchronous circuits]","author":"jang","year":"2005","journal-title":"Asynchronous Circuits and Systems"},{"key":"2","article-title":"On dual-rail control logic for enhanced circuit robustness","author":"mokhov","year":"2010","journal-title":"Research Report Newcastle University"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"7","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1007\/s100090050010","article-title":"Uppaal in a nutshell","volume":"1","author":"kim","year":"1997","journal-title":"Int Journal on Software Tools for Technology Transfer"},{"key":"6","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"80","author":"cortadella","year":"1997","journal-title":"IEICE Transactions on Information and Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450182"},{"key":"4","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ICCD.2001.954999","article-title":"Efficient systematic error-correcting codes for semi-delay-insensitive data transmission","author":"cheng","year":"2001","journal-title":"Computer Design 2001 ICCD 2001 Proceedings 2001 International Conference on"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.108"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783315.pdf?arnumber=6783315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,9]],"date-time":"2019-08-09T16:14:17Z","timestamp":1565367257000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783315","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}