{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:35:30Z","timestamp":1725507330528},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783317","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"140-147","source":"Crossref","is-referenced-by-count":0,"title":["Concurrency-oriented SoC re-certification by reusing block-level test vectors"],"prefix":"10.1109","author":[{"given":"Hsuan-Ming","family":"Chou","sequence":"first","affiliation":[]},{"given":"Hong-Chang","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Yi-Chiao","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shih-Chieh","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2005.1568818"},{"journal-title":"Verification Methodology Manual for SystemVerilog","year":"2006","author":"bergeron","key":"2"},{"key":"10","article-title":"A practical guide to Adopting the universal verification methodology (UVM)","author":"rosenberg","year":"2010","journal-title":"Cadence Design Systems"},{"journal-title":"Altera Corporation Nios II Hardware Development Tutorial","year":"2011","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2003.1250257"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0968-8"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224444"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.4153\/CJM-1965-045-4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889559"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/s12532-009-0002-8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923092"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783317.pdf?arnumber=6783317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:51:06Z","timestamp":1490273466000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783317","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}