{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:17:00Z","timestamp":1730276220089,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783321","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T21:24:16Z","timestamp":1397683456000},"page":"171-178","source":"Crossref","is-referenced-by-count":6,"title":["Efficient region-aware P\/G TSV planning for 3D ICs"],"prefix":"10.1109","author":[{"given":"Song","family":"Yao","sequence":"first","affiliation":[]},{"given":"Xiaoming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yuchun","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"669","article-title":"Stress-driven 3d-ic placement with tsv keep-out zone and regularity study in computer-Aided design (iccad) 2010","author":"athikulwongse","year":"2010","journal-title":"IEEE\/ACM International Conference on"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537404"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654632"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751462"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCS.2010.5542998"},{"key":"13","first-page":"802","article-title":"Simultaneous power and thermal integrity driven via stapling in 3d ics","author":"yu","year":"2006","journal-title":"Computer-Aided Design 2006 ICCAD '06 IEEE\/ACM International Conference on"},{"key":"14","first-page":"47","article-title":"Thermal-Aware power network design for ir drop reduction in 3d ics","author":"li","year":"2012","journal-title":"Design Automation Conference (ASP-DAC) 2012 17th Asia and South Pacific"},{"key":"11","first-page":"2066","article-title":"Distributed tsv topology for 3-d powersupply networks very large scale integration (vlsi) systems","volume":"20","author":"healy","year":"2012","journal-title":"IEEE Trans"},{"key":"12","first-page":"647","article-title":"Power delivery design for 3-d ics using different through-silicon via (tsv) technologies very large scale integration (vlsi) systems","volume":"19","author":"khan","year":"2011","journal-title":"IEEE Trans"},{"key":"21","first-page":"186","article-title":"Electrical characterization for intertier connections and timing analysis for 3-d ics very large scale integration (vlsi) systems","volume":"20","author":"wu","year":"2012","journal-title":"IEEE Trans"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306575"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382626"},{"key":"23","first-page":"186","article-title":"Electrical characterization for intertier connections and timing analysis for 3-d ics very large scale integration (vlsi) systems","volume":"20","author":"wu","year":"2012","journal-title":"IEEE Trans"},{"journal-title":"Predictive Technology Model (PTM","year":"0","author":"integration","key":"24"},{"key":"25","article-title":"Design methodologies for 3d mixed signal integrated circuits: A practical 8-bit sar adc design case","volume":"2013","author":"liu","year":"2013","journal-title":"Work in Progress Session at DAC"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509647"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.60"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419899"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123026"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488841"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451922"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090339"},{"key":"9","first-page":"738","article-title":"Design and analysis of power distribution networks in PowerPC\/sup TM\/ microprocessors","author":"dharchoudhury","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"8","first-page":"766","article-title":"A floorplan-based planning methodology for power and clock distribution in asics [cmos technology]","author":"yim","year":"1999","journal-title":"Design Automation Conference 1999 Proceedings 36th IEEE"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783321.pdf?arnumber=6783321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:00:19Z","timestamp":1490288419000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783321\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783321","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}