{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:08:44Z","timestamp":1729678124962,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783325","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"197-204","source":"Crossref","is-referenced-by-count":2,"title":["Runtime 3-D stacked cache data management for energy minimization of 3-D chip-multiprocessors"],"prefix":"10.1109","author":[{"given":"Seunghan","family":"Lee","sequence":"first","affiliation":[]},{"given":"Kyungsu","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Jongpil","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Chong-Min","family":"Kyung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Introduction to the Theory of Statics","year":"1974","author":"mood","key":"19"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.7"},{"journal-title":"Technical note of runtime 3-D stacked cache data management for energy minimization of 3-D CMPs [Online]","year":"0","key":"17"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450125"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1137\/1019044"},{"key":"24","article-title":"Evaluating future microprocessors-The simplescalar tool set","volume":"1308","author":"burger","year":"1996","journal-title":"Technical Report"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419820"},{"key":"16","first-page":"2006","author":"tarjan","year":"2006","journal-title":"CACTI 4 0"},{"key":"13","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1145\/1128022.1128064","article-title":"Cache miss behavior: Is it v 2","author":"hartstein","year":"2006","journal-title":"Proc The 3rd Conf on Computing Frontiers"},{"key":"14","article-title":"3d-stacked l2 cache configuration for dvfs-enabled processor to minimize overall energy consumption","author":"kim","year":"2010","journal-title":"Intl Conf on Convergence and Hybrid Information Technology"},{"journal-title":"Standard Performance Evaluation Corporation [Online","year":"0","key":"11"},{"key":"12","first-page":"1361","article-title":"Thermal-Aware memory mapping in 3D designs","author":"hsieh","year":"2009","journal-title":"Proc Conf Design Automation and Test in Europe"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-5316(00)00029-8"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067921"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1993.262905"},{"key":"2","article-title":"Temperature-Aware performance and power modeling","author":"liao","year":"2004","journal-title":"Technical Report UCLA Engr 04-250"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2182067"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.4.418"},{"key":"6","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"9","first-page":"80","article-title":"Temperature aware thread migration in 3d architecture with stacked dram","author":"zhao","year":"2013","journal-title":"Proc ISQED"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2012.6406899"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783325.pdf?arnumber=6783325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,12]],"date-time":"2023-07-12T01:41:40Z","timestamp":1689126100000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783325","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}