{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:21:12Z","timestamp":1729650072629,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783333","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"249-256","source":"Crossref","is-referenced-by-count":10,"title":["An improved logical effort model and framework applied to optimal sizing of circuits operating in multiple supply voltage regimes"],"prefix":"10.1109","author":[{"given":"Xue","family":"Lin","sequence":"first","affiliation":[]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Shahin","family":"Nazarian","sequence":"additional","affiliation":[]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271869"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2002.803949","article-title":"Adaptive body bias for reducing impacts of die-To-die and within-die parameter variations on microprocessor frequency and leakage","author":"tschanz","year":"2002","journal-title":"IEEEi J Solid-State Circuits"},{"key":"3","first-page":"292","article-title":"A 180 mv fft processor using subthreshold circuit techniques","author":"wang","year":"2004","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696207"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147022"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"4","doi-asserted-by":"crossref","first-page":"1239","DOI":"10.1109\/TVLSI.2005.859588","article-title":"The limit of dynamic voltage scaling and insomniac dynamic voltage scaling","volume":"13","author":"zhai","year":"2005","journal-title":"IEEE Transactions on VLSI"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783333.pdf?arnumber=6783333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T07:43:26Z","timestamp":1498117406000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783333","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}