{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:17:13Z","timestamp":1730276233550,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783339","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"292-299","source":"Crossref","is-referenced-by-count":0,"title":["Minimizing clock domain crossing in Network on Chip interconnect"],"prefix":"10.1109","author":[{"given":"Parag","family":"Kulkarni","sequence":"first","affiliation":[]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Rudy","family":"Beraha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"864","article-title":"The complexity of multiterminal cuts siam","volume":"23","author":"dahlhaus","year":"1994","journal-title":"Journal on Computing"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781339"},{"journal-title":"Closing the Loop on Clock Domain Functional Implementation Problems","year":"0","key":"17"},{"journal-title":"Network-On-Chip (Noc) Topologies and Performance A Review","year":"2011","author":"gillard","key":"23"},{"key":"18","article-title":"Clock Domain Crossing (Cdc) Design and Ver-Ification Techniques Using Systemverilog","author":"cummings","year":"2008","journal-title":"SNUG"},{"key":"15","first-page":"355","article-title":"Designing application-specific networks on chips with floorplan information","author":"murali","year":"0","journal-title":"Computer-Aided Design 2006 ICCAD '06 IEEE\/ACM Inter-national Conference on"},{"journal-title":"Challenges in Verification of Clock Domain Crossings","year":"0","key":"16"},{"key":"13","first-page":"623","article-title":"Isis: A genetic algorithm based technique for custom on-chip interconnection network synthe-sis","author":"srinivasan","year":"2005","journal-title":"VLSI Design 2005 18th International Conference on"},{"key":"14","first-page":"942","article-title":"Capacity opti-mized noc for multi-mode soc","author":"walter","year":"2011","journal-title":"Design Automation Confer-ence (DAC"},{"key":"11","first-page":"1","article-title":"Multi-objective tabu search based topol-ogy generation technique for application-specific network-on-chip architectures","author":"tino","year":"2011","journal-title":"Design Automation Test in Europe Con-ference Exhibition (DATE"},{"key":"12","first-page":"674","article-title":"Design of network-on-chip architectures with a genetic algorithm-based technique, Very Large Scale Integration (VLSI) Systems","volume":"17","author":"leary","year":"2009","journal-title":"IEEE Transactions on"},{"key":"21","article-title":"Absolute values in lp solve","author":"berkelaar","year":"2004","journal-title":"Software"},{"key":"3","first-page":"113","article-title":"Noc synthesis flow for customized domain specific multiprocessor systems-on-chip Parallel and Distributed Systems","volume":"16","author":"bertozzi","year":"2005","journal-title":"IEEE Transactions on"},{"key":"20","article-title":"Lp solve 5.5, open source (mixed-integer) linear programming system","author":"berkelaar","year":"2004","journal-title":"Software"},{"key":"2","first-page":"3","article-title":"Outstanding research problems in noc design: System, microar-chitecture, and circuit perspectives computer-Aided design of integrated circuits and systems","volume":"28","author":"marculescu","year":"2009","journal-title":"IEEE Transactions on"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457033"},{"key":"7","first-page":"407","article-title":"Linear-programming-based techniques for synthesis of network-on-chip architectures, Very Large Scale Integration (VLSI) Systems","volume":"14","author":"srinivasan","year":"2006","journal-title":"IEEE Transactions on"},{"journal-title":"Approximation Algorithms for Degree-Constrained Minimum-Cost Network-Design Problems","year":"2001","author":"ravi","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261386"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"9","article-title":"Floorplanning and topol-ogy generation for application-specific network-on-chip","author":"yu","year":"2010","journal-title":"Design Automation Conference (ASP-DAC) 2010 15th Asia and South Pacific"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347957"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783339.pdf?arnumber=6783339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:40:54Z","timestamp":1490272854000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783339\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783339","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}