{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:28:48Z","timestamp":1729668528715,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783348","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"357-364","source":"Crossref","is-referenced-by-count":3,"title":["An optimization algorithm for simultaneous routing and buffer insertion with delay-power constraints in VLSI layout design"],"prefix":"10.1109","author":[{"given":"C.","family":"Uttraphan","sequence":"first","affiliation":[]},{"given":"N.","family":"Shaikh-Husin","sequence":"additional","affiliation":[]},{"given":"M. Khalil","family":"Hani","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"1915","DOI":"10.1109\/TCAD.2005.852672","article-title":"Power-optimal simultaneous buffer insertion\/sizing and wire sizing for two-pin nets","volume":"24","author":"li","year":"2005","journal-title":"IEEE Trans Comput Des Integr Circuits Syst"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MPOT.2010.935825"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825841"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954689"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.851998"},{"key":"14","doi-asserted-by":"crossref","first-page":"19","DOI":"10.22452\/mjcs.vol22no1.2","article-title":"An optimization algorithm based on grid-graphs for minimizing interconnect delay in VLSI layout design","volume":"22","author":"khalil-hani","year":"2009","journal-title":"Malaysian i C'omput Sci"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1996.497611"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545608"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2073790"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2004.836112"},{"key":"24","first-page":"655","article-title":"Optimizing multi-constraint VLSI interconnect routing","author":"md-yusof","year":"2009","journal-title":"Proc 12th Mt Symp Integr Circuits"},{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"25"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.494206"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"10","first-page":"24","article-title":"Fast and flexible buffer trees that navigate the physical layout environment","author":"alpert","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"7","doi-asserted-by":"crossref","first-page":"879","DOI":"10.1109\/TCAD.2005.847942","article-title":"A fast algorithm for optimal buffer insertion","volume":"24","author":"shi","year":"2005","journal-title":"IEEE Trans Comput Des Integr Circuits Syst"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781363"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.806808"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906477"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825864"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2174639"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783348.pdf?arnumber=6783348","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,17]],"date-time":"2020-08-17T19:05:50Z","timestamp":1597691150000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783348\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783348","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}