{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:57:15Z","timestamp":1725422235492},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783371","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"523-528","source":"Crossref","is-referenced-by-count":1,"title":["Assessing uniqueness and reliability of SRAM-based Physical Unclonable Functions from silicon measurements in 45-nm bulk CMOS"],"prefix":"10.1109","author":[{"given":"Hidehiro","family":"Fujiwara","sequence":"first","affiliation":[]},{"given":"Makoto","family":"Yabuuchi","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Nii","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"406","article-title":"A 1.6 pj\/bit 96% stable chip-id generating circuit using process variations","author":"su","year":"2007","journal-title":"ISSCC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859470"},{"key":"10","first-page":"76","article-title":"A chip-id generating circuit for dependable lsi using random address errors on embedded sram and on-chip memory bist","author":"fujiwara","year":"2011","journal-title":"Symposium on VLSI Circuits"},{"key":"1","first-page":"372","article-title":"Ic identification circuit using device mismatch","author":"lostrom","year":"2000","journal-title":"ISSCC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224314"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2009.5205263"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"4","first-page":"63","article-title":"Fpga intrinsic pufs and their user for ip protection","author":"guajardo","year":"2007","journal-title":"CHES 2007 LNCS"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055318"},{"key":"8","first-page":"527","article-title":"A 128-bit chip identification generating scheme exploiting sram bitcells with failure rate of 4.45 ' 10-19","author":"okumura","year":"2011","journal-title":"ESSCIRC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398399"},{"key":"12","first-page":"1","article-title":"Comparison of bi-stable and delay-based physical unclonable functions from measurements in 65 nm bulk cmos","author":"bhargava","year":"2012","journal-title":"CICC"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783371.pdf?arnumber=6783371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:26:22Z","timestamp":1490271982000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783371\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783371","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}