{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:16:28Z","timestamp":1756462588761,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783375","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"548-553","source":"Crossref","is-referenced-by-count":46,"title":["Avoiding unnecessary write operations in STT-MRAM for low power implementation"],"prefix":"10.1109","author":[{"given":"Rajendra","family":"Bishnoi","sequence":"first","affiliation":[]},{"given":"Fabian","family":"Oboril","sequence":"additional","affiliation":[]},{"given":"Mojtaba","family":"Ebrahimi","sequence":"additional","affiliation":[]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333705"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1063\/1.3540361"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993623"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994447"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1063\/1.2198797"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584064"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333665"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339678"},{"key":"21","first-page":"463","article-title":"Device-Architecture co-optimization of stt-ram based memory for low power embedded systems","author":"xu","year":"2010","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173239"},{"key":"23","first-page":"1313","article-title":"Asymmetry of mtj switching and its implication to sttram designs","author":"zhang","year":"2012","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"25","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/1555815.1555759","article-title":"A durable and energy efficient main memory using phase change memory technology","volume":"37","author":"zhou","year":"2009","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"3","first-page":"143","article-title":"Technology comparison for large last-level caches (l3cs): Low-leakage sram, low write-energy stt-ram, and refreshoptimized edram","author":"chang","year":"2013","journal-title":"Symposium on High Performance Computer Architecture"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.193"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"6","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"International workshop on workload characterization"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/43\/21\/215001"},{"key":"4","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"8","first-page":"101","article-title":"Minimizing write activities to non-volatile memory via scheduling and recomputation","author":"hu","year":"2010","journal-title":"Symposium on Application Specific Processors"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783375.pdf?arnumber=6783375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T07:43:28Z","timestamp":1498117408000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783375\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783375","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}