{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:13:27Z","timestamp":1778382807664,"version":"3.51.4"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783376","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"554-561","source":"Crossref","is-referenced-by-count":12,"title":["A workload-aware-design of 3D-NAND flash memory for enterprise SSDs"],"prefix":"10.1109","author":[{"given":"Chao","family":"Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayumi","family":"Soga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Onagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koh","family":"Johguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.66"},{"key":"17","first-page":"134","article-title":"11 Performance increase, '6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression","author":"fujii","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"22","year":"0","journal-title":"OLTP Trace from UMass Trace Repository"},{"key":"18","article-title":"8 High write-Throughput, 84% write-energy saving, '6.5 extended lifetime hybrid ReRAM\/MLC NAND SSD with cold data eviction algorithm","author":"sun","year":"2012","journal-title":"Non-Volatile Memory Technol Symp"},{"key":"23","year":"0","journal-title":"Tpcc-mysql"},{"key":"15","first-page":"1447","article-title":"A block-level Flash memory management scheme for reducing write activities in PCM-based embedded systems","author":"liu","year":"2012","journal-title":"Proc Design Automation and Test Eur Conf and Exhibition (DATE)"},{"key":"24","year":"2009","journal-title":"MT29512G08CUCAB Data Sheet"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416650"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024730"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1450058.1450064"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"12","first-page":"1307","article-title":"3D-flashmap: A physical-location-Aware block mapping strategy for 3D NAND flash memory","author":"wang","year":"2012","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"3","first-page":"124","article-title":"Novel co-design of NAND flash memory and NAND flash controller circuits for sub-30nm low-power high-speed solid-state drives (SSD","author":"takeuchi","year":"2008","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"21","year":"0","journal-title":"MSR Cambridge Traces"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582099"},{"key":"2","article-title":"Emerging challenges in nand flash technology","author":"lee","year":"2011","journal-title":"Flash Memory Summit"},{"key":"10","first-page":"668","article-title":"Novel 3-dimensional dual controlgate with surrounding floating-gate (DC-SF) NAND flash cell for 1Tb file storage application","author":"whang","year":"2010","journal-title":"Proc Int Electron Devices Meeting (IEDM)"},{"key":"1","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487707"},{"key":"5","first-page":"198","article-title":"A 151mm2 64Gb MLC flash memory in 24nm CMOS technology","author":"fukuda","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC"},{"key":"4","first-page":"446","article-title":"A 32Gb MLC NAND-flash memory with Vth-endurance-enhancing schemes in 32nm CMOS","author":"lee","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC"},{"key":"9","first-page":"188","article-title":"Multi-layered vertical gate NAND flash overcoming stacking limit for terabit density storage","author":"kim","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"8","first-page":"136","article-title":"Pipe-shaped BiCS flash memory with 16 stacked layers and Multi-Level-Cell operation for ultra high density storage devices","author":"katsumata","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2014,3,3]]},"end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783376.pdf?arnumber=6783376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:40:58Z","timestamp":1490272858000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783376","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}