{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:17:21Z","timestamp":1730276241580,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783381","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"597-603","source":"Crossref","is-referenced-by-count":1,"title":["Automated methods for eliminating X bugs"],"prefix":"10.1109","author":[{"given":"Kai-Hui","family":"Chang","sequence":"first","affiliation":[]},{"given":"Yen-Ting","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Browy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"15"},{"journal-title":"Jasper Design Automation Inc","year":"0","key":"16"},{"key":"13","article-title":"Method and apparatus for reducing x-pessimism in gate-level simulation and verification","volume":"22","author":"salz","year":"2012","journal-title":"US Patent Ap-plication 2012\/0072876 A1"},{"journal-title":"Avery Design Systems Inc","year":"0","key":"14"},{"key":"11","article-title":"Verification systems and methods","volume":"9","author":"petlin","year":"2010","journal-title":"US Patent Application 2010\/0313175 A1"},{"key":"12","article-title":"X-propagation woes: Masking bugs at rtl and unnecessary debug at the netlist","author":"piper","year":"2012","journal-title":"DVCON"},{"key":"3","volume":"19","author":"chang","year":"2013","journal-title":"System and Method for Correcting Gate-level Simulation When Unknowns Exist"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.75"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228528"},{"key":"10","article-title":"System and method for improved logic simulation using a negative unknown boolean state","volume":"20","author":"nicholas","year":"2010","journal-title":"US Patent 7761277"},{"key":"7","article-title":"Confidence in the face of the unknown: X-state verification","volume":"9","author":"liu","year":"2013","journal-title":"Verification Horizons"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538785"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042905"},{"key":"4","first-page":"1494","article-title":"Finding reset nondeterminism in rtl designs - Scalable x-Analysis methodology and case study","author":"chou","year":"2010","journal-title":"DATE"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229287"},{"key":"8","article-title":"Method and apparatus for simulating behavioral constructs using indeterminate values","volume":"18","author":"maturana","year":"2012","journal-title":"US Patent 8271914"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783381.pdf?arnumber=6783381","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:18:32Z","timestamp":1490271512000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783381\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783381","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}