{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:07:37Z","timestamp":1729670857440,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783382","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T17:24:16Z","timestamp":1397669056000},"page":"604-610","source":"Crossref","is-referenced-by-count":3,"title":["Specification and formal verification of power gating in processors"],"prefix":"10.1109","author":[{"given":"Amir Masoud","family":"Gharehbaghi","sequence":"first","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Uclid Ver","year":"0","key":"13"},{"journal-title":"Minisat Ver","year":"0","key":"14"},{"journal-title":"2013 IEEE Standard for Design and Verification of Low-Power Integrated Circuits","year":"1801","key":"11"},{"journal-title":"Mips32 Architecture","year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337331"},{"key":"2","first-page":"98","article-title":"Formal verification of out-of-order execution using incremental flushing","volume":"1427","author":"skakkebaek","year":"1998","journal-title":"Computer Aided Verification Ser"},{"key":"1","first-page":"68","article-title":"Automatic verification of pipelined microprocessor control","volume":"818","author":"burch","year":"1994","journal-title":"Computer Aided Verification Ser"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.209"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722201"},{"key":"6","first-page":"106","article-title":"Modeling and verifying systems using a logic of counter arithmetic with lambda expressions and uninterpreted functions","volume":"2404","author":"bryant","year":"2002","journal-title":"Computer Aided Verification Ser"},{"key":"5","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1007\/3-540-36126-X_9","article-title":"Modeling and verification of out-of-order microprocessors in uclid","volume":"2517","author":"lahiri","year":"2002","journal-title":"Formal Methods in Computer-Aided Design ser"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/371282.371364"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2180548"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837469"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783382.pdf?arnumber=6783382","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T07:43:28Z","timestamp":1498117408000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783382\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783382","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}