{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:54:53Z","timestamp":1725465293438},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/isqed.2014.6783389","type":"proceedings-article","created":{"date-parts":[[2014,4,16]],"date-time":"2014-04-16T21:24:16Z","timestamp":1397683456000},"page":"653-659","source":"Crossref","is-referenced-by-count":2,"title":["Energy-aware scratch-pad memory partitioning for embedded systems"],"prefix":"10.1109","author":[{"given":"Florin","family":"Balasa","sequence":"first","affiliation":[]},{"given":"Noha","family":"Abuaesh","sequence":"additional","affiliation":[]},{"given":"Cristian V.","family":"Gingu","sequence":"additional","affiliation":[]},{"given":"Ilie I.","family":"Luican","sequence":"additional","affiliation":[]},{"given":"Doru V.","family":"Nasui","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.43"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003514"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859478"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1201\/9781420035179.ch62"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364541"},{"journal-title":"Lattice Power Calculator","year":"0","key":"24"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994936"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.225"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915120"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/92.845898"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/92.678891"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781299"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008069920230"},{"journal-title":"Advanced Memory Optimization Techniques for Low-Power Embedded Processors","year":"2007","author":"verma","key":"3"},{"journal-title":"CACTI 6 5","year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-5808-5"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003604"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852299"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.994985"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156226"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2013.6643570"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"}],"event":{"name":"2014 15th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2014,3,3]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2014,3,5]]}},"container-title":["Fifteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6779216\/6783285\/06783389.pdf?arnumber=6783389","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:56:16Z","timestamp":1490288176000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6783389\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isqed.2014.6783389","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}