{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:50Z","timestamp":1759146950117,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085372","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T19:16:36Z","timestamp":1429211796000},"page":"23-28","source":"Crossref","is-referenced-by-count":8,"title":["An energy-efficient on-chip memory structure for variability-aware near-threshold operation"],"prefix":"10.1109","author":[{"given":"Jun","family":"Shiomi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref11","volume":"1","author":"synopsys","year":"2010","journal-title":"HSPICE User's Manual Simulation and Analyses"},{"key":"ref12","first-page":"1","article-title":"A Compact Transregional Model for Digital CMOS Circuits Operating Near Threshold","author":"keller","year":"2013","journal-title":"IEEE Transactions on very large scale integration Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"ref3","first-page":"27","article-title":"A < 1 pJ sub-VT Cardiac Event Detector in 65 nm LL-HVT CMOS","author":"akgun","year":"2010","journal-title":"Proc of VLSI System on Chip Conference (VLSI-SoC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025766"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548579"},{"key":"ref8","first-page":"128","article-title":"Stable SRAM Cell Design for the 32 nm Node and Beyond","author":"chang","year":"2005","journal-title":"Symposium on VLSI Technology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.115"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881549"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176932"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085372.pdf?arnumber=7085372","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:31:06Z","timestamp":1490380266000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085372\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085372","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}