{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T01:36:31Z","timestamp":1725759391711},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085413","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T15:16:36Z","timestamp":1429197396000},"page":"135-140","source":"Crossref","is-referenced-by-count":1,"title":["Improved pipeline data flow for DySER-based platform"],"prefix":"10.1109","author":[{"given":"Hou","family":"Zijian","sequence":"first","affiliation":[]},{"given":"Chen","family":"Xin","sequence":"additional","affiliation":[]},{"given":"He","family":"Weifeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref6","article-title":"Synthesized Execution Resources (DySER) Deisgn Specification[J]","author":"dynamical","year":"2010","journal-title":"Vertical Research Group"},{"key":"ref5","first-page":"1","article-title":"Design, integration and implementation of the DySER hardware accelerator into OpenSPARC[C]\/\/High Performance Computer Architecture (HPCA)","author":"benson","year":"2012","journal-title":"2012 IEEE 18th International Symposium on IEEE"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","article-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix[M]","author":"mei","year":"2003","journal-title":"Field Programmable Logic and Application Springer Berlin Heidelberg"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085413.pdf?arnumber=7085413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:35:39Z","timestamp":1498196139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085413","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}