{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:41:34Z","timestamp":1776530494969,"version":"3.51.2"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085417","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T15:16:36Z","timestamp":1429197396000},"page":"162-166","source":"Crossref","is-referenced-by-count":14,"title":["A scan shifting method based on clock gating of multiple groups for low power scan testing"],"prefix":"10.1109","author":[{"given":"Sungyoul","family":"Seo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joohwan","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019980"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref12","first-page":"451","article-title":"On Optimizing Scan Testing Power and Routing Cost in Scan Chain Design","author":"hsu","year":"2006","journal-title":"Proc IEEE Int Symp Quality Electron Des"},{"key":"ref13","first-page":"58","article-title":"A New ATPG Method for Efficient Capture Power Reduction during Scan Testing","author":"wen","year":"2006","journal-title":"In Proc IEEE VLSI Test Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.29"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015741"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030445"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838871"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2173509"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.27"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118430"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5048-9"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378396"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484765"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049057"},{"key":"ref1","year":"0","journal-title":"TRS 2012 Edition Reports"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783777"},{"key":"ref20","year":"0","journal-title":"TetraMAX ATPG User Guide"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2015,3,2]]},"end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085417.pdf?arnumber=7085417","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:30:42Z","timestamp":1490365842000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085417\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085417","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}