{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:29:56Z","timestamp":1762252196872},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085420","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T15:16:36Z","timestamp":1429197396000},"page":"177-180","source":"Crossref","is-referenced-by-count":8,"title":["Incremental ATPG methods for multiple faults under multiple fault models"],"prefix":"10.1109","author":[{"given":"Masahiro","family":"Fujita","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoki","family":"Taguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kentaro","family":"Iwata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"114","author":"janota","year":"2012","journal-title":"Solving QBF with Counterexample Guided Refinement SAT 2012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168907"},{"key":"ref2","article-title":"FPGA Logic Synthesis Using Quantified Boolean Satisfiability","author":"andrew","year":"2005","journal-title":"SAT"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"Alan Mishchenko: ABC: An Academic Industrial-Strength Verification Tool","author":"robert brayton","year":"2010","journal-title":"22nd International Conference on Computer Aided Verification (CAV 2010)"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085420.pdf?arnumber=7085420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,23]],"date-time":"2019-08-23T11:57:18Z","timestamp":1566561438000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085420","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}