{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:02:49Z","timestamp":1725706969052},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085428","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T19:16:36Z","timestamp":1429211796000},"page":"217-222","source":"Crossref","is-referenced-by-count":2,"title":["Novel SAT-based invariant-directed low-power synthesis"],"prefix":"10.1109","author":[{"given":"Mahmoud","family":"Elbayoumi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mustafa","family":"ElNainay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Aiger file format","year":"0","key":"ref32"},{"key":"ref31","article-title":"A power optimization toolbox for logic synthesis and mapping","author":"jang","year":"2009","journal-title":"Tech Rep EECS Dept UC Berkeley"},{"key":"ref30","article-title":"Abc: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"CAV"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.503933"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647524"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566480"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391637"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72788-0_26"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-18275-4_7","article-title":"Sat-based model checking without unrolling","author":"bradley","year":"2011","journal-title":"Verification Model Checking and Abstract Interpretation"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216945"},{"key":"ref17","article-title":"On resolution proofs for combinational equivalence","author":"chatterjee","year":"2007","journal-title":"DAC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIME.2013.9"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31424-7_38"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1137\/0203006"},{"key":"ref4","article-title":"A survey on power management techniques","author":"kaushik","year":"2012","journal-title":"IJSER"},{"journal-title":"Hardware Model Checking Competition","year":"2014","key":"ref27"},{"key":"ref3","article-title":"A scalable ode-based algorithm for rtl insertion of gated clocks","author":"babighian","year":"2004","journal-title":"DATE"},{"key":"ref6","article-title":"A hardware architecture for dynamic performance and energy adaptation","author":"stanley-marbell","year":"2003","journal-title":"PACS"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681580"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1016\/B978-0-12-385512-1.00003-7","article-title":"A taxonomy and survey of energy-efficient data centers and cloud computing systems","author":"beloglazov","year":"2011","journal-title":"Advances in Computers"},{"key":"ref8","article-title":"Intelligate: scalable dynamic invariant learning for power reduction","author":"wiener","year":"2009","journal-title":"IC and SD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593227"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024867"},{"key":"ref1","article-title":"Dag-aware aig rewriting a fresh look at combinational logic synthesis","author":"mishchenko","year":"2006","journal-title":"DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61474-5_70"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657070"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653863"},{"key":"ref24","article-title":"Cut-based inductive invariant computation","author":"case","year":"2008","journal-title":"IWLS"},{"key":"ref23","article-title":"Set-cover-based critical implications selection to improve sat-based bounded model checking","author":"elbayoumi","year":"2013","journal-title":"GLSVLSI"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2284190"},{"key":"ref25","article-title":"Efficient implementation of property directed reachability","author":"een","year":"2011","journal-title":"FMCAD"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085428.pdf?arnumber=7085428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,23]],"date-time":"2019-08-23T15:57:30Z","timestamp":1566575850000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085428\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085428","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}