{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T15:58:23Z","timestamp":1762271903148,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085435","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T15:16:36Z","timestamp":1429197396000},"page":"257-262","source":"Crossref","is-referenced-by-count":4,"title":["Equivalence checking of scheduling in high-level synthesis"],"prefix":"10.1109","author":[{"given":"Tun","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sikun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingping","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144317"},{"key":"ref11","first-page":"223","article-title":"VOC: A methodology for the translation validation of optimizing compilers","volume":"9","author":"zuck","year":"2003","journal-title":"J Univ Comput Sci"},{"key":"ref12","first-page":"566","article-title":"Translation Validation of High-Level Synthesis","volume":"29","author":"sudipta","year":"2010","journal-title":"IEEE TCAD"},{"key":"ref13","first-page":"516","article-title":"Efficient Translation Validation of High-Level Synthesis","author":"li","year":"2013","journal-title":"ISQED'13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483070"},{"key":"ref15","first-page":"19","author":"floyd","year":"1967","journal-title":"Assigning Meanings to Programs Proc Symp App Math"},{"key":"ref16","first-page":"576","volume":"12","author":"hoare","year":"1969","journal-title":"An axiomatic basis for computer programming Communication of the ACM"},{"key":"ref17","first-page":"264","author":"tate","year":"2009","journal-title":"Equality saturation A new approach to optimization in ACM POPL'09"},{"key":"ref18","first-page":"318","author":"lam","year":"1988","journal-title":"Software pipelining An effective scheduling technique for vliw machines"},{"year":"0","key":"ref19"},{"key":"ref4","first-page":"59","article-title":"Automatic verification of scheduling results in high-level synthesis In DATE'99","author":"eveking","year":"1999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"ref6","first-page":"110","article-title":"2Automated formal verification of scheduling process using finite state machines with datapath (fsmd)","author":"kim","year":"2004","journal-title":"ISQED'04"},{"key":"ref5","first-page":"237","article-title":"Theorem proving guided development of formal assertions in a resource-constrained scheduler for high-level synthesis","volume":"19","author":"narasimhan","year":"2001","journal-title":"FMSD"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"556","DOI":"10.1109\/TCAD.2007.913390","article-title":"An equivalence-checking method for scheduling verification in high-level synthesis","volume":"27","author":"karfa","year":"2008","journal-title":"IEEE Trans CAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2006.12.547"},{"journal-title":"A Reference Manual","year":"2011","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"ref9","first-page":"497","article-title":"Equivalence Checking of Scheduling with Speculative Code Transformations in High-Level Synthesis","author":"lee","year":"2010","journal-title":"Proc ASPDAC 2010"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085435.pdf?arnumber=7085435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:35:51Z","timestamp":1498196151000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085435\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085435","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}